One of the many Zen 5 architectural changes announced at AMD's Ryzen 9000 Computex keynote was the architecture's bandwidth doubling of the L1 and L2 caches. HLX on X (formally Twitter) discovered ...