High performance clock buffers – those without phase-locked loops (PLLs) – are often used in communications designs for duplication, distribution and fanout of clock signals. Sensitivity to long-term ...
It is sometimes required to take a single ended or differential AC source and distribute it to more than one DUT or other element. One example would be to distribute a differential AC test signal ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback